aboutsummaryrefslogtreecommitdiffstats
path: root/Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java
diff options
context:
space:
mode:
Diffstat (limited to 'Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java')
-rw-r--r--Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java4
1 files changed, 2 insertions, 2 deletions
diff --git a/Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java b/Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java
index 4c1eaf02..cb2da160 100644
--- a/Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java
+++ b/Solvers/Alloy-Solver/hu.bme.mit.inf.dslreasoner.alloy.language/src-gen/hu/bme/mit/inf/dslreasoner/serializer/AlloyLanguageSyntacticSequencer.java
@@ -73,7 +73,7 @@ public class AlloyLanguageSyntacticSequencer extends AbstractSyntacticSequencer
73 73
74 /** 74 /**
75 * Ambiguous syntax: 75 * Ambiguous syntax:
76 * 'and' | '&&' 76 * '&&' | 'and'
77 * 77 *
78 * This ambiguous syntax occurs at: 78 * This ambiguous syntax occurs at:
79 * {ALSAnd.leftOperand=} (ambiguity) rightOperand=ALSComparison 79 * {ALSAnd.leftOperand=} (ambiguity) rightOperand=ALSComparison
@@ -168,7 +168,7 @@ public class AlloyLanguageSyntacticSequencer extends AbstractSyntacticSequencer
168 168
169 /** 169 /**
170 * Ambiguous syntax: 170 * Ambiguous syntax:
171 * 'iff' | '<=>' 171 * '<=>' | 'iff'
172 * 172 *
173 * This ambiguous syntax occurs at: 173 * This ambiguous syntax occurs at:
174 * {ALSIff.leftOperand=} (ambiguity) rightOperand=ALSImpl 174 * {ALSIff.leftOperand=} (ambiguity) rightOperand=ALSImpl