diff options
| author |  ArenBabikian <aren.babikian@mail.mcgill.ca> | 2020-06-13 19:24:25 -0400 |
|---|---|---|
| committer | ArenBabikian <aren.babikian@mail.mcgill.ca> | 2020-06-13 19:24:25 -0400 |
| commit | 022a1e52e0cf20f64d9cd6685c65d945c04eaecc (patch) | |
| tree | c281cd871d008ae63640fbdd9ff5739e273cb224 /Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend | |
| parent | Merge branch 'Vampire-New' into Vampire-New (diff) | |
| download | VIATRA-Generator-022a1e52e0cf20f64d9cd6685c65d945c04eaecc.tar.gz VIATRA-Generator-022a1e52e0cf20f64d9cd6685c65d945c04eaecc.tar.zst VIATRA-Generator-022a1e52e0cf20f64d9cd6685c65d945c04eaecc.zip | |
remove Alloy solver copy
Diffstat (limited to 'Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend')
| -rw-r--r-- | Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend | 15 |
1 files changed, 0 insertions, 15 deletions
diff --git a/Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend b/Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend deleted file mode 100644 index 17b1a87b..00000000 --- a/Solvers/Alloy-Solver2/hu.bme.mit.inf.dlsreasoner.alloy.reasoner/src/hu/bme/mit/inf/dlsreasoner/alloy/reasoner/builder/Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes.xtend +++ /dev/null | |||
| @@ -1,15 +0,0 @@ | |||
| 1 | package hu.bme.mit.inf.dlsreasoner.alloy.reasoner.builder | ||
| 2 | |||
| 3 | import hu.bme.mit.inf.dslreasoner.alloyLanguage.ALSSignatureDeclaration | ||
| 4 | import hu.bme.mit.inf.dslreasoner.logic.model.logiclanguage.DefinedElement | ||
| 5 | import hu.bme.mit.inf.dslreasoner.logic.model.logiclanguage.Type | ||
| 6 | import java.util.HashMap | ||
| 7 | import java.util.Map | ||
| 8 | |||
| 9 | class Logic2AlloyLanguageMapper_TypeMapperTrace_FilteredTypes | ||
| 10 | implements Logic2AlloyLanguageMapper_TypeMapperTrace | ||
| 11 | { | ||
| 12 | public var ALSSignatureDeclaration objectSupperClass; | ||
| 13 | public val Map<Type, ALSSignatureDeclaration> type2ALSType = new HashMap; | ||
| 14 | public val Map<DefinedElement, ALSSignatureDeclaration> definedElement2Declaration = new HashMap | ||
| 15 | } \ No newline at end of file | ||